verilog.php File Reference

Go to the source code of this file.

Variables
	$language_data
	verilog.php Author: Günter Dannoritzer danno.nosp@m.ritz.nosp@m.er@we.nosp@m.b.de Copyright: (C) 2008 Günter Dannoritzer Release Version: 1.0.9.0 Date Started: 2008/05/28 More...

Variable Documentation

$language_data

$language_data

verilog.php

Author: Günter Dannoritzer danno.nosp@m.ritz.nosp@m.er@we.nosp@m.b.de Copyright: (C) 2008 Günter Dannoritzer Release Version: 1.0.9.0 Date Started: 2008/05/28

Verilog language file for GeSHi.

CHANGES

2008/05/29

• added regular expression to find numbers of the form 4'b001xz
• added regular expression to find values for `timescale command
• extended macro keywords

TODO (updated 2008/05/29)

2013/01/08

• extended keywords to include system keywords

This file is part of GeSHi.

GeSHi is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

GeSHi is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with GeSHi; if not, write to the Free Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA

Definition at line 45 of file verilog.php.